



SPECIFICATIONS

CUSTOMER : _____

MODEL NO. : **GFB248060A-FTNE**

VERSION : **D**

DATE : **2017.04.26**

CERTIFICATION : **ROHS**

CUSTOMER SIGN : _____

QA Approved By	Approved By	Prepared By	Prepared By

晶發科技股份有限公司
GI FAR TECHNOLOGY CO.,LTD

新北市樹林區東豐街 81 號

No. 81, Dongfeng St, Shulin District, 23874, New Taipei City, Taiwan, R.O.C.

TEL: +886-2-8684-1188 FAX: +886-2-8684-8532



CONTENTS

1. SCOPE	-----	4
2. PRODUCT SPECIFICATIONS	-----	4
2.1 General	-----	4
2.2 Mechanical Characteristics	-----	4
2.3 Absolute Maximum Ratings	-----	4
2.4 Electrical Characteristics	-----	5
2.5 Optical Characteristics Absolute maximum ratings	-----	5
2.6 Optical Characteristics	-----	6
3. RELIABILITY	-----	7
4. OPERATING INSTRUCTIONS	-----	8
4.1 Input signal Function	-----	8
4.2 Voltage Converter Circuit	-----	9
4.3 Timing Diagram	-----	11
5. NOTES	-----	14
6. OPERATION PRECAUTIONS	-----	14
7. LCM DIMENSIONS	-----	15



1. SCOPE

This specification covers the engineering requirements for the GFB248060A-FTNE liquid crystal module.

2. PRODUCT SPECIFICATIONS

2.1 General

- 248 × 60 dot matrix LCD
- FSTN , Positive mode LCD panel
- Transmissive , Wide temperature type
- 6 o'clock
- Multiplexing driving : 1/64 duty, 1/9 bias
- TAB S6B0719x2
- ROHS

2.2 Mechanical Characteristics

Item	Characteristic
Dot configuration	248 × 60
Dot dimensions(mm)	0.38 × 0.34
Dot spacing (mm)	0.03
Module dimensions (Horizontal × Vertical × Thickness, mm)	123 × 97.6 × 2.85 max.
Viewing area (Horizontal × Vertical, mm)	120.2 × 27.1
Active area (Horizontal × Vertical, mm)	94.21 × 20.37

2.3 Absolute Maximum Ratings (Without LED back-light)

(V_{SS} = 0V)

Parameter	Symbol	Rating	Unit
Supply voltage range	VDD	- 0.3 ~ + 7.0	V
	V0, VOUT	+ 0.3 ~ + 17.0	V
	V1, V2, V3, V4	+ 0.3 ~ V0	V
External reference voltage	VEXT	+0.3 ~ VDD	
Input voltage range	VIN	- 0.3 ~ VDD + 0.3	V
Operating temperature range	TOPR	- 40 ~ + 85	°X
Storage temperature range	TSTR	- 55 ~ + 125	°X



NOTES:

1. VDD, V0, VOUT, V1 to V4, VEXT and VCI are based on Vss = 0V.
2. Voltage VOUT ≥ V0 ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ VSS must always be satisfied.
3. If supply voltage exceeds its absolute maximum range, this LSI may be damaged permanently.
It is desirable to use this LSI under electrical characteristic conditions during general operation.
Otherwise, this LSI may malfunction or reduced LSI reliability may result.

2.4 Electrical Characteristics (Without LED back-light)

DC Characteristics

(VSS = 0V, VDDI= 2.4 to 3.6V, Ta = -40~85°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Pin used	
Operating voltage (1)	V _{DD}		3.3	-	5	V	V _{DD} *1	
Operating voltage (2)	V ₀		4.0	-	15.0	V	V ₀ , *2	
Input voltage	High	V _{IH}	0.8V _{DD}	-	V _{DD}	V	*3	
	Low	V _{IL}	V _{SS}	-	0.2V _{DD}			
Output voltage	High	V _{OH}	I _{OH} = -0.5mA	0.8V _{DD}	-	V _{DD}	V	*4
	Low	V _{OL}	I _{OL} = 0.5mA	V _{SS}	-	0.2V _{DD}		
Input leakage current	I _{IL}	V _{IN} = V _{DD} or V _{SS}	- 1.0	-	+ 1.0	μA	*3	
Output leakage current	I _{OZ}	V _{IN} = V _{DD} or V _{SS}	- 3.0	-	+ 3.0	μA	*5	
LCD driver ON resistance	R _{ON}	Ta = 25°C, V ₀ = 8V	-	2.0	3.0	kΩ	SEn COMn *6	
Frame frequency	f _{FR}	Ta = 25°C	70	85	100	Hz	*7 FR	

DC Characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Pin used
Voltage converter circuit output voltage	V _{OUT}	×3 / ×4 / ×5 / ×6 voltage conversion (no-load)	95	99	-	%	V _{OUT}
Voltage regulator circuit operating voltage	V _{OUT}		6.0	-	17.0	V	V _{OUT}
Voltage follower circuit operating voltage	V ₀		4.0	-	15.0	V	V ₀ *8
Reference voltage	V _{REF}	Ta = 25°C	1.94	2.00	2.06	V	*9

2.5 Optical Characteristics Absolute maximum ratings

Item	Symbol	Rating	Unit
Operating temperature range	Top	-20~70	°C
Storage temperature range	Tst	-40~80	°C




2.6 Optical Characteristics


1/64 duty, 1/9bias, $V_{op}=13.2v, T_a=25^\circ C$

Item	Symbol	Conditions	Min.	Typ.	Max	Reference
Driving voltage	V_{op}	25 °C	--	13.2	--	
Viewing angle	θ	$C \geq 2.0, \phi = 0^\circ$ C	30°	--	--	Notes 1 & 2
Contrast	C	$\theta = 5^\circ, \phi = 0^\circ$	2.0	--	--	Note 3
Response time(rise)	t_r	$\theta = 5^\circ, \phi = 0^\circ$	--	--	TBD	Note 4
Response time(fall)	t_f	$\theta = 5^\circ, \phi = 0^\circ$	--	--	TBD	Note 4

Note 1: Definition of angles θ and ϕ




Note 2: Definition of viewing angles θ_1 and θ_2




Note : Optimum viewing angle with the naked eye and viewing angle θ at C_{max} . Above are not always the same

Note 3: Definition of contrast C



Note 4: Definition of response time



Note: Measured with a transmissive LCD panel which is displayed 1 cm²

V_{OPR} : Operating voltage f_{FRM} : Frame frequency
 t_{ON} : Response time (rise) t_{OFF} : Response time (fall)



3. RELIABILITY

NO.	ITEM	CONDITION		STANDARD	NOTE
1	High Temp. Storage	80°C	120 hrs	Appearance Without defect	
2	Low Temp. Storage	-40°C	120 hrs	Appearance Without defect	
3	High Temp. & High Humi. Storage	40°C 90% RH	120 hrs	Appearance Without defect	
4	High Temp. Operating Display	70°C	120 hrs	Appearance Without defect	
5	Low Temp. Operating Display	-20°C	120 hrs	Appearance Without defect	
6	Thermal Shock	-20°C, 30min. → 70°C, 30min. 		Appearance Without defect	10 cycles

** Dissipation current, contrast and display functions

** Polarizing filter deterioration, other appearance defects

** The function test shall be conducted after 4hours storage at the normal temperature and humidity after remove from the test chamber.



4. OPERATING INSTRUCTIONS

4.1 Input signal Function

NO.	Symbol	Function																		
1	VSS	Ground																		
2	NC	NC																		
3	VDD	Power supply for logic																		
4-11	D7-D0	8-bit bi-directional data bus that is connected to the standard 8-bit microprocessor data bus. When the serial interface selected (PS = "L"); DB0 to DB5: high impedance DB6: serial input clock (SCLK) DB7: serial input data (SID). When chip select is not active, DB0 to DB7 may be high impedance.																		
12	RESETB	Reset input pin When RESETB is "L", initialization is executed.																		
13	SCL	serial input clock(PCB SDI_R Short)																		
14	SI	serial input data (PCB SCL_R Short)																		
15	PS	Parallel / Serial data input select input <table border="1"> <thead> <tr> <th>PS</th> <th>Interface mode</th> <th>Data / instruction</th> <th>Data</th> <th>Read / Write</th> <th>Serial clock</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Parallel</td> <td>RS</td> <td>DB0 to DB7</td> <td>E_RD RW_WR</td> <td>-</td> </tr> <tr> <td>L</td> <td>Serial</td> <td>RS</td> <td>SID (DB7)</td> <td>Write only</td> <td>SCLK (DB6)</td> </tr> </tbody> </table> <p>*NOTE: When PS is "L", DB0 to DB5 are high impedance and E_RD and RW_WR must be fixed to either "H" or "L".</p>	PS	Interface mode	Data / instruction	Data	Read / Write	Serial clock	H	Parallel	RS	DB0 to DB7	E_RD RW_WR	-	L	Serial	RS	SID (DB7)	Write only	SCLK (DB6)
PS	Interface mode	Data / instruction	Data	Read / Write	Serial clock															
H	Parallel	RS	DB0 to DB7	E_RD RW_WR	-															
L	Serial	RS	SID (DB7)	Write only	SCLK (DB6)															
16	CS1B	Chip select input pins																		
17	CS2B	Data / instruction I/O is enabled only when CS1B is "L"(Master) ,CS2B is "L"(Slave). When chip select is non-active, DB0 to DB7 may be high impedance.																		
18	RS	Register select input pin RS = "H": DB0 to DB7 are display data. RS = "L": DB0 to DB7 are control data.																		
19	WR	Read/Write execution control pin																		
20	RD	Read/Write execution control pin																		
21	PAD1	User Define																		
22	PAD2	User Define																		



Parallel / Serial Interface Mode

PS	Type	CS1B	CS2B	C68	Interface mode
H	Parallel	CS1B	CS2B	H(PCB_R7)	6800-series MPU mode Default 8080 Mode
				L(PCB_R8)	8080-series MPU mode Default 8080 Mode
L	Serial	CS1B	CS2B	--	Serial-mode

4.2 Voltage Converter Circuit

[C1 = 1.0 to 4.7 μF]




Figure 15. Three Times Boosting Circuit

Figure 16. Four Times Boosting Circuit




Figure 17. Five Times Boosting Circuit

Figure 18. Six Times Boosting Circuit



MICROPROCESSOR INTERFACE




Figure 43. In Case of Interfacing with 6800-series (PS = "H", C68 = "H")




Figure 44. In Case of Interfacing with 8080-series (PS = "H", C68 = "L")




Figure 45. In Case of Serial Interface (PS = "L", C68 = "H/L")



4.3 Timing Diagram

Read / Write Characteristics (8080-series MPU)




Figure 39. Parallel Interface (8080-series MPU) Timing Diagram

Table 27. AC Characteristics (8080-series Parallel Mode)

(VDDI = 2.4 ~ 3.6V, Ta = -40 ~ +85°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	RS	t_{AS80}		0	-	ns
Address hold time		t_{AH80}		0	-	
System cycle time		t_{CY80}		300	-	ns
Pulse width low for write	RW_WR (/WR)	t_{PWLW}		60	-	ns
Pulse width High for write		t_{PWHW}		60	-	
Pulse width low for read	E_RD (/RD)	t_{PWLR}		120	-	ns
Pulse width high for read		t_{PWHR}		60	-	
Data setup time	DB0 to DB7	t_{DS80}		40	-	ns
Data hold time		t_{DH80}		15	-	
Read access time	DB0 to DB7	t_{ACC80}	CL = 100 pF	-	140	ns
Output disable time		t_{OD80}		10	100	

NOTE: *1. The input signal rise time and fall time (t_r , t_f) is specified at 15 ns or less.

($t_r + t_f$) < ($t_{CY80} - t_{PWLW} - t_{PWHW}$) for write, ($t_r + t_f$) < ($t_{CY80} - t_{PWLR} - t_{PWHR}$) for read





Read / Write Characteristics (6800-series Microprocessor)




Figure 40. Parallel Interface (6800-series MPU) Timing Diagram

Table 28. AC Characteristics (6800-series Parallel Mode)

(VDDI = 2.4 ~ 3.6V, Ta = -40 ~ +85°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	RS	tAS68		0	-	ns
Address hold time	RW	tAH68		0	-	ns
System cycle time		tCY68		300	-	ns
Enable width high for write	E_RD	tEHLW		60	-	ns
Enable width low for write	(E)	tEHLR		60	-	ns
Enable width high for read	E_RD	tEHLW		120	-	ns
Enable width low for read	(E)	tEHLR		60	-	ns
Data setup time	DB0 to DB7	tDS68		40	-	ns
Data hold time		tDH68		15	-	ns
Read access time	DB0 to DB7	tACC68	CL = 100 pF	-	140	ns
Output disable time		tOD68		10	100	

NOTE: *1. The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.
(tr + tf) < (tCY68 - tEHLW - tEHLR) for write, (tr + tf) < (tCY68 - tEHLW - tEHLR) for read





Serial Interface Characteristics




Figure 41. Serial Interface Timing Diagram

Table 29. AC Characteristics (Serial Mode)

(V_{DDI} = 2.4 ~ 3.6V, T_a = -40 ~ +85°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock cycle	DB6 (SCLK)	t _{cY}		250	-	ns
SCLK high pulse width		t _{SHW}		100	-	
SCLK low pulse width		t _{SLW}		100	-	
Address setup time	RS	t _{ASS}		150	-	ns
Address hold time		t _{AHS}		150	-	
Data setup time	DB7 (SID)	t _{DSS}		100	-	ns
Data hold time		t _{DHS}		100	-	
CS1B setup time	CS1B	t _{CSS}		150	-	ns
CS1B hold time		t _{CHS}		150	-	

NOTE: *1. The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.





5. NOTES

Safety

- If the LCD panel breaks, be careful not to get the liquid crystal in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water.

Handling

- Avoid static electricity as this can damage the CMOS LSI.
- The LCD panel is plate glass; do not hit or crush it.
- Do not remove the panel or frame from the module.
- The polarizing plate of the display is very fragile; handle it very carefully

Mounting and Design

- Mount the module by using the specified mounting part and holes.
- To protect the module from external pressure, leave a small gap by placing transparent plates (e.g. acrylic or glass) on the display surface, frame, and polarizing plate
- Design the system so that no input signal is given unless the power-supply voltage is applied.
- Keep the module dry. Avoid condensation, otherwise the transparent electrodes may break.

Storage

- Store the module in a dark place where the temperature is $25^{\circ}\text{C} \pm 10^{\circ}\text{C}$ and the humidity below 65% RH.
- Do not store the module near organic solvents or corrosive gases.
- Do not crush, shake, or jolt the module (including accessories).

Cleaning

- Do not wipe the polarizing plate with a dry cloth, as it may scratch the surface.
- Wipe the module gently with soft cloth soaked with a petroleum benzine.
- Do not use ketonic solvents (ketone and acetone) or aromatic solvents (toluene and xylene), as they may damage the polarizing plate.

6. OPERATION PRECAUTIONS

Any changes that need to be made in this specification or any problems arising from it will be dealt with quickly by discussion between both companies.




晶發科技股份有限公司 GI FAR TECHNOLOGY CO., LTD

No. 81, Dongfeng St, Shulin District, 23874, New Taipei City, Taiwan, R.O.C.



7. LCM Dimension



ROHS